On-chip Interconnect API Proposal

Thursday, 15 November 2018 12:05 (25 minutes)

Modern SoCs have multiple CPUs and DSPs that generate a lot of data flowing through the on-chip interconnects. The topologies could be multi-tiered and complex. These buses are designed to handle use cases with high data throughput, but as the workload varies they need to be scaled to avoid wasting power. Furthermore, the priority between masters can vary depending on the running use case like video playback or CPU intensive tasks. The purpose of this new API is to allow drivers to express their QoS needs for interconnect paths between the various SoC components. The requests from drivers are aggregated and the system configures the interconnect hardware to the most optimal performance and power profile.

The session will discuss the following:
- How the consumer drivers can determine their bandwidth needs.
- How to support different QoS configurations based on whether each CPU/DSP device is active or sleeping.

I agree to abide by the anti-harassment policy

Primary author:  DJAKOV, Georgi
Co-author:        GUITTOT, Vincent (Linaro)
Presenter:        GUITTOT, Vincent (Linaro)
Session Classification:  Power Management and Energy-awareness MC