

# Next Generation RISC-V Interrupt Support

*Tuesday, 21 September 2021 07:45 (30 minutes)*

The RISC-V Advanced Interrupt Architecture (**RISC-V AIA**) and RISC-V Advanced CLINT (**RISC-V ACLINT**) are non-ISA specifications which define next generation interrupt controller, timer, and inter-processor interrupt (IPI) devices for RISC-V platforms. The RISC-V AIA and ACLINT devices will support wired interrupts, message signaled interrupts (MSIs), virtualized message signaled interrupts (virtual MSIs), flexible machine-level timer, machine-level IPIs, and supervisor-level IPIs.

Both RISC-V AIA and ACLINT specifications are in final stages for being ratified and have been validated using QEMU, OpenSBI, Linux RISC-V, and Linux RISC-V KVM. This talk will involve an overview of RISC-V AIA and ACLINT specifications, detailed software status, and open items.

## I agree to abide by the anti-harassment policy

I agree

**Primary author:** PATEL, Anup (Western Digital)

**Presenter:** PATEL, Anup (Western Digital)

**Session Classification:** RISC-V MC

**Track Classification:** RISC-V MC